Circuits play a fundamental role in polyhedral theory and linear programming. For instance, circuits are used as step directions in various augmentation schemes for solving linear programs or to leave degenerate vertices while running the Simplex method. However, there are significant challenges when implementing these approaches: the set of circuits of a polyhedron may be of exponential size and it is highly sensitive to the representation of the polyhedron. In this paper, we provide a universal framework for enumerating the set of circuits and optimizing over sets of circuits of a polyhedron in any representation-we propose a polyhedral model in which the circuits of the original polyhedron are encoded as extreme rays or vertices. Many methods in the literature and software assume that a polyhedron is in standard form; our framework is a direct generalization. We demonstrate its value by showing that the conversion of a general representation to standard form may introduce exponentially many new circuits. We then discuss the main advantages of the generalized polyhedral model. It enables the direct enumeration of useful subsets of circuits such as strictly feasible circuits or sign-compatible circuits, as well as optimization over these sets. In particular, this leads to the efficient computation of a steepest-descent circuit, which can be used in an augmentation scheme for solving linear programs or the construction of sign-compatible circuit walks with additional properties.
Introduction
In his seminal paper [16] , Jack Graver formalized the concept of universal test sets for families of integer and linear programs. These test sets can be used to either verify the optimality of a given solution or find a strictly improving search direction. In the context of integer programming, such a set has become known as the Graver basis of an integer matrix. In this paper, our interest lies in the enumeration and optimization over Graver's universal test set for a linear program: the so-called circuits (Definition 1) of the underlying polyhedron.
Circuits were first introduced by Rockafellar [26] as the elementary vectors of a subspace, highlighting their role in matroid theory. Namely, the circuits of a linear matroid correspond to the inclusion-minimal sets of linearly dependent columns of a matrix. In the field of mathematical biology, circuits appear as elementary modes and are used to describe and analyze pathways in metabolic networks [13, 23] . Additionally, circuits are relevant to the study of the diameters of polyhedra and the efficiency of the Simplex method [5, 6] . As potential edge directions of a polyhedron, circuits provide a scheme for walking between vertices of a polyhedron in a manner that generalizes edge walks. Although the famous Hirsch conjecture bounding the combinatorial diamter of polyhedra is false in general [27] , the related Circuit Diameter Conjecture [5] remains an open area of research which may provide further insight into the combinatorial structure of polyhedra.
Recently, circuits have been used to develop augmentation schemes for solving integer and linear programs [10, 19, 20] . For instance, the so-called steepest-descent augmentation scheme of [10] generalizes the minimum-mean cycle-canceling algorithm and can be applied to any bounded linear program [14] . The deepest-descent augmentation scheme of [10] is guaranteed to take only polynomially many steps [20] . However, although several of these algorithms yield promising convergence bounds, a major challenge in implementing them is actually computing the required circuit directions.
To address this challenge, we are interested in both the enumeration and optimization over sets of circuits. Since a polyhedron may have exponentially many circuits, complete circuit enumeration is hard in general. However, it is open whether or not the problem is solvable in polynomial total-time [22] , i.e., if the output can be generated in time that is polynomial in both the input and output sizes. On the other hand, methods to directly optimize over circuits could provide implementations of these circuit augmentation schemes without needing to completely enumerate the set of circuits.
Circuit Enumeration
Several ways to enumerate circuits appear in the literature. For instance, as the universal test set for linear programs proposed by Graver [16] , the set of circuits is also known as the LP Graver test set for a polyhedron and is a subset of the related IP Graver basis. Thus, methods for enumerating Graver bases may also be used to enumerate circuits [18] . Such algorithms are typically variations of Pottier's geometric completion procedure [25] , an n-dimensional generalization of Euclid's algorithm. The goal is to find a generating set of vectors for an integer lattice that is minimal with respect to a certain partial order, where the order depends on whether the LP or IP Graver test set is desired [18] . To do this, the algorithms first compute generating sets containing all minimal elements and then remove those elements which are not minimal. Other algorithms enumerate these sets by computing the Gröbner bases of certain toric or lattice ideals [28] ; these approaches can also be translated into Pottier's algorithm [9] . A significant challenge when implementing these schemes is the sheer size of the initially computed generating sets [24] . Although significant speed-up can be achieved using a project-and-lift approach [17] , we seek a more direct algorithm for enumerating only the LP Graver test set of a polyhedron.
Since circuits correspond to the elementary modes of a metabolic network, the circuit enumeration problem is also of interest in the field of mathematical biology [13, 23] . When a metabolic network is formulated as a polyhedral cone, elementary modes appear as extreme rays. Hence, most current methods for enumerating elementary modes are variations of the Double Description method [13] .
A significant challenge that arises when enumerating circuits-one that has remained largely unaddressed in the literature-is the fact that the set of circuits is highly sensitive to the representation of the polyhedron. Most current methods for enumerating circuits, such as the state-of-the-art software package 4ti2 [1] , the LP Graver test set enumeration approaches of [18, 28] , and the Double Description methods for elementary mode enumeration described in [13] , assume that the input is a polyhedron in standard form: P = {x ∈ R n : Ax = b, x ≥ 0}. Additionally, the circuit augmentation schemes of [10, 19, 20] are described only for polyhedra in standard form. However, as we demonstrate in Section 2, simply converting a general polyhedron to standard form can introduce exponentially many unwanted directions to its set of circuits, making the already difficult computational task of circuit enumeration even harder. Thus, we are interested in generalized schemes for enumerating the circuits of a polyhedron in any representation.
Main Results
In this paper, we provide a universal framework for the enumeration and optimization over circuits of a general polyhedron P = {x ∈ R n : Ax = b, Bx ≤ d}. We begin in Section 2 with a discussion on the relationship between the set of circuits of a polyhedron and its representation. First, we recall the definition of the set of circuits C(A, B) of P as given in [5] : A well-known property of circuits is that they generalize the edge directions of a polyhedron. This property immediately implies a naive algorithm for enumerating C(A, B), which we provide in Algorithm 1 as a baseline approach for the general circuit enumeration problem.
Next, we explore the effect that a change in representation has on the set of circuits of P . Recall that current methods for enumerating circuits assume that the input polyhedron is in standard form [1, 13, 18, 28] . We demonstrate in Algorithm 2 how to use existing software to enumerate C(A, B) as a subset of the circuits of a related standard form polyhedron. However, we show that a shortcoming of this approach is that it can require the enumeration and processing of exponentially many unwanted directions.
For a general polyhedron P = {x ∈ R n : Ax = b, Bx ≤ d}, a conversion to standard form P ′ involves both the introduction of slack variables and the split of free variables into their positive and negative parts:
In Theorem 1, we prove that in a worst-case scenario, performing this conversion increases the number of circuits of the polyhedron by more than a factor of 2 n . A smarter approach-taken by Algorithm 2-is to only consider a particular submatrix of the constraint matrix from this standard form representation. In doing so, the original circuits of P are preserved while much fewer unwanted circuits are introduced. Nevertheless, we prove in Theorem 2 that this still may require the computation and post-processing of exponentially many additional directions.
To provide an alternative to the naive Algorithm 1 and the indirect Algorithm 2, we propose in Section 3 a polyhedral model for representing the set of circuits of the general polyhedron P . Specifically, we prove in Theorem 3 that the circuits of P appear as extreme rays of the following cone C A,B :
By intersecting C A,B with a normalizing hyperplane, we show in Theorem 4 that the circuits of P therefore appear as vertices in the polytope P A,B :
These results generalize previous standard form models in the literature used to enumerate elementary modes of a metabolic network [13] and compute augmenting search directions at degenerate vertices in linear programs [14] . In this generalization, we have to take into account the more technical details of circuits of general polyhedra compared to standard form.
Our polyhedral models C A,B and P A,B may be used to directly enumerate C(A, B) via any extreme ray or vertex enumeration scheme. We formally outline the procedure in Algorithm 3. This result has important theoretical implications regarding the computational complexity of circuit enumeration: the existence of a polynomial total-time extreme ray or vertex enumeration algorithm would immediately imply the existence a polynomial total-time algorithm for general circuit enumeration. Although vertex enumeration is provably hard for unbounded polyhedra, it is open whether or not a polynomial total-time enumeration scheme exists for bounded polytopes such as P A,B [22] .
In Section 4, we describe some powerful applications of the polyhedral model C A,B . First, we show that certain faces of the model can be used to represent specific subsets of C(A, B) (Section 4.1). In particular, given a point x 0 ∈ P , we show in Section 4.1.1 that the model may be used to represent only those circuits which are strictly feasible at x 0 with respect to P (Theorem 5). Similarly, given a direction u ∈ ker(A) \ {0}, we show in Section 4.1.2 that a face of C A,B may be used to represent only those circuits which are sign-compatible with u (Theorem 6). Hence, the model may be used to directly enumerate only those circuits of P which exhibit either feasibility or sign-compatibility. This is a vast improvement over a naive approach of enumerating all such circuits: use Algorithm 1 or Algorithm 2 to enumerate all of C(A, B) and then remove those circuits which do not exhibit the desired property via post-processing.
Another advantage of the polyhedral model is that it enables direct optimization over sets of circuits (Section 4.2). We show in Section 4.2.1 that this allows for the efficient computation of a generalized steepest-descent circuit (Definition 2) at any given point in the polyhedron. Thus, the model may be used to implement a generalization of the steepest-descent augmentation scheme from [10] for solving linear programs. While the original scheme in [10] applies only to standard form polyhedra and relies on an oracle for providing steepest-descent circuits, our generalized approach can be applied to polyhedra in any representation. We note that this approach also generalizes the framework of [14] for computing augmenting search directions when solving linear programs.
We prove that our generalized steepest-descent augmentation algorithm exhibits the same desirable behaviors as that of [10] (Lemmas 2 to 4). In particular, the scheme is guaranteed to take at most |C(A, B)| augmenting steps (Corollary 5). Using our polyhedral model to compute the required steepest-descent circuits, it follows that the algorithm terminates in weakly polynomial time when applied to a general polyhedron defined by a totally unimodular matrix (Theorem 7) .
Finally, in Section 4.2.2, we show how the polyhedral model can be used in the construction of sign-compatible circuit walks between pairs of points in a polyhedron. In the context of combinatorial optimization, such walks correspond to short, intuitive sequences of transitions between solutions of a linear or integer program. A general framework for constructing these walks is outlined in Algorithm 4. By using our polyhedral model to compute steepest-descent sign-compatible circuits, we can use this algorithm to efficiently construct c-steepest sign-compatible circuit walks (Definition 3) with respect to a given c ∈ R n (Corollary 6). In the case where the polyhedron is given by a totally unimodular matrix, we show that all such walks visit only integral points (Corollary 7).
Proof-of-concept implementations of our algorithms for circuit enumeration, steepest-descent augmentation, and sign-compatible circuit walk construction can be found at https://github.com/charlesviss/circuits. We also provide small programs to test the enumeration algorithms on randomly generated polyhedra and on dual transportation polyhedra. In such tests, a conversion to standard form (Algorithm 2) is generally not competitive with the naive Algorithm 1 or our polyhedral model approach of Algorithm 3. Furthermore, the naive algorithm is outperformed by our polyhedral model when enumerating only those circuits which are sign-compatible with a random direction. Finally, small examples illustrate how the computation of steepest-descent circuits via our model can be used to solve general linear programs and construct c-steepest sign-compatible circuit walks.
Circuits and Polyhedra Representation
Consider a general polyhedron of the form P = {x ∈ R n : Ax = b, Bx ≤ d} where A ∈ R mA×n and B ∈ R mB ×n . We assume rank A B = n, so that P is pointed. The set of circuits C(A, B) of P , as defined in [5] , is dependent on the constraint matrices A and B. When m A = 0, it is assumed that ker(A) = R n and we denote the set of circuits C ≤ (B). For a polyhedron P = {x ∈ R n : Ax = b, x ≥ 0} in standard form, the set of circuits is denoted C(A) and simply consists of support-minimal vectors in ker(A) \ {0}.
Geometrically, circuits correspond to the directions of one-dimensional subspaces obtained by intersecting any subset of dim(P ) − 1 facets of P with linearly independent outer normals. If follows that C(A, B) consists of all potential edge directions of P as the right-hand side vectors b and d vary [16] . Thus, the set of circuits of a polyhedron is symmetric: g is a circuit if and only if −g is a circuit. Also, note that the normalization used in Definition 1 is rather arbitrary-circuits correspond to directions, so for general purposes, any normalization that results in a unique representative modulo positive scalar multiplication can be used. For this reason, we call any positive scalar multiple of a circuit g ∈ C(A, B) a circuit direction of P .
A Naive Circuit Enumeration Algorithm
The fact that circuits correspond to one-dimensional intersections of facets immediately implies the following naive Algorithm 1 for enumerating C(A, B) which requires only Gaussian elimination. Informally, the algorithm computes the intersections of all subsets of facets of P with size dim(P ) − 1, obtaining a pair of opposite circuit directions for each intersection with dimension one. The correctness of Algorithm 1 is implied by the following lemma, which can be derived from Proposition 1 in [21] . We include its simple proof for the sake of completeness.
Algorithm 1 Naive Circuit Enumeration
for each I ⊆ {1, ..., mB} where |I| = n − rank(A) − 1 do 4:
BI ← the row submatrix of B indexed by I 5:
if rank A B I = n − 1 then 6:
g ← any x ∈ ker A B I \ {0} normalized to coprime integer components 7:
if g / ∈ S then 8:
S ← S ∪ {g, −g} 9: end if 10:
end if 11:
end for 12:
return S 13: end procedure Lemma 1. Let P = {x ∈ R n : Ax = b, Bx ≤ d} be a pointed polyhedron, let g ∈ ker(A) \ {0} be given, and let B ′ be the maximal row-submatrix of B satisfying B ′ g = 0. Then g is a circuit direction of P if and only if rank A B ′ = n − 1. Proof. Note first that since P is pointed, rank A B ′ ≤ n − 1 for any g ∈ ker(A) \ {0}. Suppose that g is a circuit direction of P . If rank A B ′ < n − 1, there exist rows of B that can be added to B ′ in order to form a new row-submatrix B ′′ of B such that rank A B ′′ = n − 1. However, there then exists some nonzero y ∈ ker A B ′′ which must satisfy supp(By) supp(Bg), contradicting the fact that g is a circuit direction of P .
Conversely, if rank A B ′ = n − 1, it holds that ker A B ′ is one-dimensional and generated by g. Thus, any y ∈ ker(A)\{0} satisfying supp(By) ⊆ supp(Bg) must be a scalar multiple of g, implying that g is a circuit direction of P .
Significant speed-up of Algorithm 1 can be achieved by performing the necessary row-reduction operations in a strategic manner such as a variant of the Double Description method [12] or the binary approach proposed in [13] . Of course, the best-case running time for Algorithm 1 is exponential, but it serves as a baseline approach for the general circuit enumeration problem.
Enumeration via Standard Form Representation
An often neglected issue in circuit enumeration is the fact that the set of circuits is sensitive to the representation of a polyhedron. The current state-of-the-art software package used to enumerate circuits, 4ti2 [1] , as well as the other discussions on circuit enumeration in the literature [13, 18, 28] are restricted to standard form representation: P = {x ∈ R n : Ax = b, x ≥ 0}. In this situation, the procedure of Algorithm 1 corresponds to finding the inclusion-minimal sets of linearly dependent columns of A.
It is indeed possible to enumerate the set of circuits of a general polyhedron as a subset of the circuits of a related standard form polyhedron-simply test whether or not each standard form circuit satisfies the condition of Lemma 1 with respect to the original representation. This yields Algorithm 2 for general circuit enumeration which can take advantage of existing software packages for computing the circuits. The correctness of the algorithm follows from Lemma 1 and Theorem 2, given at the end of the section. After enumerating an initial set of standard form circuits, the algorithm includes a post-processing step in which a rank computation is performed for each element of C A 0 B I . However, by introducing new facets to the polyhedron, the conversion to standard form required by Algorithm 2 increases the number of circuits computed from |C(A, B)| to C A 0 B I , making the already difficult task of circuit enumeration even harder. To illustrate this phenomenon, consider a full-dimensional polyhedron P = {x ∈ R n : Bx ≤ d}. Unless the constraint matrix B has many subdeterminants equal to zero, converting P to standard form by adding slack variables and splitting up original variables into positive and negative parts will introduce exponentially many unwanted circuits.
Algorithm 2 Circuit Enumeration via Standard Form Conversion
Use any standard form circuit enumeration software to compute C A 0
end for 10:
return S 11: end procedure Theorem 1. Let P = {x ∈ R n : Bx ≤ d} be a polyhedron in which all subdeterminants of B ∈ R mB ×n are nonzero, and let
be the standard form representation of P . Then
Proof. By Lemma 1, a circuit direction of P corresponds to the one-dimensional kernel of an (n − 1) × n submatrix of B. Since all subdeterminants of B are nonzero, each such submatrix has full row rank and thus has a one-dimensional kernel generated by a circuit of P . Furthermore, all such kernels are distinct, else B would contain an n × n singular submatrix. Therefore, each set of n − 1 rows of B yields a pair of opposite circuit directions, implying
Now consider the standard form representation P ′ . The set of circuits of P ′ consists of those (g + , g − , s) ∈ R 2n+mB (normalized to coprime integer components) for which B(g + − g − ) = −s and (g + , g − , s) is support-minimal over all such vectors. If (g + , g − , s) is a circuit of P ′ and there exists an index i such that g + i , g − i are both nonzero, the support of (g + , g − , s) can be reduced while maintaining B(g + − g − ) = −s by shifting g + i , g − i in the appropriate directions (decreasing one while increasing the other by the same value) so that at least one is equal to zero. Therefore, any circuit
with all other components equal to zero. This yields 2n circuits of P ′ . If we set g := g + −g − , all other circuits of P ′ then correspond to vectors g ∈ R n for which (g, Bg) is support-minimal. (Note the contrast with the original circuits C ≤ (B)-the support of g is now taken into account along with the support of Bg.)
Clearly the unit vectors e i correspond to circuits of P ′ since no g ∈ R n \ {0} has strictly smaller support and each Be i has only nonzero entries. Each e i can be represented two ways as the difference g + − g − by selecting one of g + i or g − i to be nonzero. Counting both members of opposite pairs, this yields another 2n · 2 circuits of P ′ . Now let B ′ be a (d − 1) × d submatrix of B for d ∈ 2, ..., n. Since B ′ has only nonzero subdeterminants, it has full row rank and its kernel is generated by some g ′ ∈ R d . Additionally, each component of g ′ must be nonzero, else a proper subset of the columns of B ′ would form a singular matrix. Now consider the natural augmentation g ∈ R n of g ′ , where the components of g that do not correspond to columns of B ′ are equal to zero and the remaining components are equal to those of g ′ . Then (g, Bg) corresponds to a circuit of P ′ . To see this, note that any y ′ ∈ R d \ {0} with supp(y ′ ) supp(g ′ ) must satisfy B ′ y ′ = 0. Hence, supp((y, By)) ⊆ supp((g, Bg)) for the natural augmentation y ∈ R n of y ′ .
We now show that each such g found in the previous paragraph is distinct. If g ′ generates the kernel of a (d − 1) × d submatrix B ′ of B, then B ′ i g ′ = 0 for any other sub-row B ′ i of B corresponding to the columns of B ′ . Otherwise, we could add this row to B ′ to form a singular d × d submatrix of B. Hence, if g ∈ R n is the natural augmentation of g ′ , the only components of Bg that are zero are those corresponding to rows of B ′ . This implies that each (d − 1) × d submatrix of B yields a distinct direction (g, Bg). Furthermore, as g has exactly d nonzero entries, each resulting g can be represented in 2 d ways as the difference g + − g − . Therefore, since all possible supports of (g, Bg) have been accounted for, we have:
Note that almost all real matrices B ∈ R mB ×n satisfy the subdeterminant condition of Theorem 1-while B has a subdeterminant equal to 0, perturb an entry in B to change the determinant of a smallest singular submatrix of B while maintaining the nonzero status of other subdeterminants. However, most integer matrices in combinatorial optimization will have many subdeterminants equal to zero, so the number of circuits introduced via standard form conversion will not necessarily be the amount stated in Theorem 1. Nevertheless, the potential to compute a set whose size is more than 2 n times the number of actual circuits implies that this conversion should be avoided.
An alternative is to compute the much smaller set of circuits C(B I) instead of C(B − B I). This is the approach taken in Algorithm 2. Namely, in the case of a full-dimensional polyhedron P = {x ∈ R n : Bx ≤ d}, we avoid splitting variables into their positive and negative parts by considering the standard form polyhedron
Although P ′′ may no longer be equivalent to the original polyhedron P , the circuits of P still appear as a subset of the circuits of P ′′ , which now correspond to support-minimal vectors of the form (g, Bg). The exponential term 2 d in Theorem 1 associated with the splitting of g into g + − g − is avoided, and we obtain the following bound on the number of introduced circuits.
However, we still obtain exponentially many circuits that do not correspond to circuits of C ≤ (B). In the case where m B is close to n (for example m B = n + 1), the number of introduced circuits is again an exponential multiple of the original number of circuits. For a general polyhedron, we obtain the following bound on the number of circuits introduced using this approach of Algorithm 2.
Theorem 2. Let P = {x ∈ R n : Ax = b, Bx ≤ d} be a pointed polyhedron and let r := rank(A).
where either bound may be sharp. On the other hand, the maximum size of
which is achieved when all subdeterminants of A B are nonzero. To see this, choose d ∈ {r + 1, ..., n}, choose a set of d columns of A to form a column-submatrix A ′ , and choose d − r − 1 rows of B.
As in the proof of Theorem 1, extend g ′ to the corresponding g ∈ R n so that (g, Bg) is a circuit direction of C A 0 B I . This follows from the fact that all subdeterminants are nonzero, which also implies that each such g is unique. This accounts for all possible supports of (g, Bg), yielding the desired value for C A 0 B I . The circuits (g, Bg) formed by choosing d = n in the procedure of the previous paragraph satisfy g ∈ C(A, B) by Lemma 1. Any other circuit of C A 0 B I must result from a choice of d ∈ {r+1, ..., n−1}, and we obtain the stated upper bound for general A B .
Hence, as described in Algorithm 2, any software that enumerates C A 0 B I , the set of circuits of a standard form polyhedron, may be used to enumerate C(A, B). However, this can require the enumeration and post-processing of exponentially many unwanted directions.
To complete the discussion on the relationship between the representation of a polyhedron and its set of circuits, consider the conversion of a general polyhedron P = {x ∈ R n : Ax = b, Bx ≤ d} to its canonical form:
which contains directions that leave ker(A). In the case where A B has only nonzero subdeterminants, it holds by Lemma 1 that any subset of n−1 rows of A B yields a circuit of C ≤ A B instead of only those subsets containing all of A. Hence, converting to canonical form may again introduce exponentially many unwanted circuits.
A Polyhedral Model for the Set of Circuits
In this section, we propose a polyhedral model for the set of circuits of a general polyhedron. It may be used to directly enumerate or optimize over either the entire set of circuits or certain useful subsets (see Section 4) . As a generalization of the results in [13] , where elementary modes of a metabolic network are computed as extreme rays of a polyhedral cone, the support-minimality property of Definition 1 yields a method to model the circuits of any polyhedron-regardless of representation-as extreme rays or vertices of a related polyhedron. First, for a general polyhedron P = {x ∈ R n : Ax = b, Bx ≤ d}, we show that the circuits of P appear as extreme rays of the related cone C A,B .
Theorem 3. Let P = {x ∈ R n : Ax = b, Bx ≤ d} be a pointed polyhedron. The pointed cone
is generated by the set of extreme rays S ∪ T ′ , where:
Proof. Since P is pointed, it holds that rank A B = n and that C A,B is a pointed cone. In particular, there does not exist (x, y + , y − ) ∈ C A,B such that x = 0 and y + − y − = 0. We characterize the extreme rays of C A,B . To do this, consider a canonical representation:
For any r ∈ C A,B , let Z(r) denote the zero set for r: the set of indices for which the corresponding inequalities in the system M r ≥ 0 are satisfied with equality. A useful characterization of the extreme rays of a pointed cone, given by [12] and used in [13] , implies that r is an extreme ray of C A,B if and only if any nonzero r ′ ∈ C A,B with Z(r ′ ) ⊇ Z(r) satisfies r ′ = αr for some α > 0, and thus Z(r ′ ) = Z(r). For any r ∈ C A,B , the only inequalities of M r ≥ 0 that may not be active are those corresponding to the constraints y + , y − ≥ 0. Therefore, a nonzero r := (x, y + , y − ) ∈ C A,B is an extreme ray of C A,B if and only if any nonzero r ′ := (x ′ , y ′+ , y ′− ) ∈ C A,B with supp((y ′+ , y ′− )) ⊆ supp((y + , y − )) satisfies r ′ = αr for some α > 0. We show that the vectors of S satisfy this property and that all such rays belong to S ∪ T .
First, let r := (g, y + , y − ) ∈ S be given. Since g ∈ ker(A) and Bg = y + − y − , we have r ∈ C A,B . Let some nonzero r ′ := (x ′ , y ′+ , y ′− ) ∈ C A,B such that supp((y ′+ , y ′− )) ⊆ supp((y + , y − )) be given. Then supp(Bx ′ ) ⊆ supp(Bg). Note that x ′ must be nonzero since r ′ = 0. Therefore, if supp(Bx ′ ) supp(Bg), the fact that g is a circuit is contradicted. Hence, we have supp(Bx ′ ) = supp(Bg).
It then must hold that x ′ = αg for some α ∈ R [16] . To see this, consider an index i such that (Bg) i = 0 and hence (Bx ′ ) i = 0, and let z := g − (Bg)i (Bx ′ )i x ′ . It follows that (Bz) i = 0, and by the support-minimality of Bg, this implies z = 0. Thus, x ′ = αg with α := (Bx ′ )i (Bg)i . Since supp((y ′+ , y ′− )) ⊆ supp((y + , y − )), the vectors Bx ′ and Bg belong to the same orthant of R mB . Hence, α > 0 and r ′ = αr. Therefore, any r ∈ S is an extreme ray of C A,B .
On the other hand, it need not hold that all vectors of T are extreme rays of C A,B . To see this, let r := (0, y + , y − ) ∈ T be given and let i be the index such that y + i = y − i = 1. Then supp((y + , y − )) consists of two elements. It is possible for there to exist a circuit g ∈ ker(A) such that supp(Bg) consists of only the single index i. In this case, there exists a vector r ′ := (g, y ′+ , y ′− ) ∈ S where the support of (y ′+ , y ′− ) consists of only one of the two elements of supp((y + , y − )). Hence, r ′ is an extreme ray of C A,B while r is not.
For the reverse direction, we show that any extreme ray of C A,B has a positive scalar multiple in S ∪ T . Let r := (x, y + , y − ) be an extreme ray of C A,B : a nonzero vector in C A,B such that any r ′ := (x ′ , y ′+ , y ′− ) ∈ C A,B \ {0} with supp((y ′+ , y ′− )) ⊆ supp((y + , y − )) satisfies r ′ = αr for some α > 0, implying supp((y ′+ , y ′− )) = supp((y + , y − )). Note again that both y + and y − cannot be zero since C A,B is pointed.
Suppose there exists an index i ≤ m B such that both y + i and y − i are positive. Assume first that y + i > y − i . Consider the translated vector r ′ := (x, y ′+ , y ′− ), where y ′+ is obtained from y + by shifting its i'th component: y ′+ i := y + i − y − i ; and similarly, y ′− obtained from y − by setting its i'th component equal to zero. Thus, we maintain Bx = y ′+ − y ′− and r ′ = 0, but the support of (y ′+ , y ′− ) is strictly contained in that of (y + , y − ), a contradiction. The case where y + i < y − i can be treated similarly.
Hence, assume y + i = y − i for any index i such that both y + i and y − i are nonzero. If there exists any other index j such that y + j or y − j are nonzero, then we may again reduce the support of (y + , y − ) while retaining the feasibility and nonzero status of r by setting both y + i and y − i equal to zero. Thus, if there exists any index i with both y + i and y − i nonzero, we have y + − y − = 0, implying x = 0. Therefore, r must be positive multiple of a vector in T .
Thus we may assume that for each index i ≤ m B , at most one of y + i , y − i is nonzero. Then x is nonzero with y + i = max{(Bx) i , 0} and y − i = max{−(Bx) i , 0} for i ≤ m B . Suppose that x is not a circuit direction of P . Then there exists a circuit g ∈ ker(A) \ {0} such that supp(Bg) supp(Bx). However, this implies that there exists some nonzero r ′ := (g, y ′+ , y ′− ) ∈ S such that (y ′+ , y ′− ) (y + , y − ), contradicting the choice of r. Therefore, x is a circuit direction of P and hence r has a positive scalar multiple in S.
Since (y + , y − ) consists of nonnegative entries for any (x, y + , y − ) ∈ C A,B , a normalizing constraint ||y + || 1 + ||y − || 1 = 1 can be introduced to C A,B by intersecting the cone with a single hyperplane. The extreme rays of C A,B then become vertices of the resulting polytope P A,B -a polyhedral model in which the circuits of the original polyhedron P appear as vertices. 
where contains S 1 consists of the scaled extreme rays from S of C A,B and T ′ 1 consists of the scaled extreme rays from T ′ .
Proof. Since y + and y − contain only nonnegative variables, the constraint ||y + || 1 + ||y − || 1 = 1 corresponds to the hyperplane mB i=1 y + + mB i=1 y − = 1. Each extreme ray of C A,B intersects this hyperplane exactly once. The convex hull of these intersection points gives the polytope P A,B .
Theorems 3 and 4 imply that the set of circuits of P may be enumerated via enumeration over either the extreme rays of C A,B or the vertices of P A,B . At most m B of the directions computed during this approach may belong to the set T and hence will not correspond to circuits of P , but these are easily identified. The remaining directions from S will be in one-to-one correspondence with the circuits of P . Hence, we obtain Algorithm 3 for enumerating C(A, B) using our polyhedral model. S ← ∅ 3:
Algorithm 3 Circuit Enumeration via Polyhedral Model
Use any vertex enumeration software to compute the set V of vertices of PA,B.
4:
for each (x, y + , y − ) ∈ V do 5:
if (y + − y − ) = 0 then 6:
g ← x scaled to coprime integer components 7:
S ← S ∪ {g} 8:
end if 9: end for 10: return S 11: end procedure Although the algorithm requires enumeration over a polytope from R n+2mB -whereas P originally belongs to R n -the advantage of Algorithm 3 lies in the fact that any vertex enumeration scheme may be used to compute the vertices of P A,B . Currently, most vertex enumeration schemes are variations the Fourier-Motzkin Double Description method [12] and the Avis-Fukuda method of pivoting using reverse search [2] . While most current methods for enumerating circuits are variants of the former Double Description method [13] , Theorem 4 implies that Avis-Fukuda pivoting methods for vertex enumeration can be used to enumerate circuits as well. In both degenerate and non-degenerate cases, pivoting methods often outperform Double Description methods-especially when parallelization is utilized-and require significantly less memory [3] .
Algorithm 3 also has important theoretical implications. For both the circuit enumeration problem and the vertex enumeration problem for polytopes, it is open whether or not there exists a polynomial total-time algorithm [22] -one whose running time is polynomial in both the input and the output sizes. However, Theorem 4 implies that a polynomial total-time algorithm for vertex enumeration would immediately yield a polynomial total-time scheme for circuit enumeration.
For a polyhedron P = {x ∈ R n : Ax = b, x ≥ 0} in standard form, the results of Theorems 3 and 4 can be simplified by reducing the number of variables in the polyhedral model. 
Proof. The system of inequality constraints Bx ≥ d for P consists of B = I and d = 0. (Switching the direction of inequality constraints does not change the set of circuits of a polyhedron.) Hence, P is pointed and we apply Theorem 3. Furthermore, we may eliminate the x variables using the substitution x := y + − y − . It holds that the set of extreme rays of C A contains S and is a subset of S ∪ T . In fact, unless A contains a null column, the extreme rays of C A will be precisely S ∪ T since no unit vector will belong to ker(A). Each null column of A corresponds to one element of T that is not an extreme ray of C A .
Again, by intersecting the pointed cone C A with a normalizing hyperplane, the circuits of P appear as vertices of the resulting polytope P A . 
where S 1 consists of the scaled extreme rays from S of C A and T ′ 1 consists of the scaled extreme rays from T ′ .
We note that modified versions of the polyhedral models C A and P A from Corollaries 2 and 3 appear in the literature. For instance, C A is used in [13] to enumerate the elementary modes of a metabolic network modeled by the cone {x ∈ R n : Ax = 0, x ≥ 0}. Versions of P A are used in [15] and [14] to compute strictly improving search directions at degenerate vertices when solving a linear program. Corollary 3 implies that these directions, in fact, are circuits of the underlying polyhedron.
Applications of the Polyhedral Model
In this section, we describe key advantages of using the polyhedral model from Section 3. Namely, in addition to complete enumeration, the model may be used to directly enumerate desirable subsets of circuits (Section 4.1) and optimize over these sets of circuits (Section 4.2).
Modeling of Subsets of Circuits
Certain faces of the polyhedral model from Section 3 enable the direct enumeration of useful subsets of circuits. Specifically, we show how to use the model to represent only those circuits which are strictly feasible at a given point in a polyhedron (Section 4.1.1) or only those which are signcompatible with a given direction (Section 4.1.2).
Strictly Feasible Circuits
In an augmentation algorithm for solving linear programs, as in [10, 14, 20] , a strictly feasible improving search direction is required at each iteration. Given a point x 0 in a polyhedron P , a direction u is said to be strictly feasible at x 0 if x 0 + αu ∈ P for some α > 0. The algorithms of [15] and [14] solve a pricing problem over a modified version of the polytope of Corollary 3 in order to find such a direction in a standard form polyhedron. Thus, the search directions used by these algorithms are in fact circuits.
In the following theorem, we generalize the methods of [15, 14] by using a face of the polyhedral model C A,B from Theroem 3 to model all strictly feasible directions at a given point in any general polyhedron. This face may then be used either to enumerate all strictly feasible circuits at a given point or to compute a single search direction as required by an augmentation algorithm.
Theorem 5. Let P = {x ∈ R n : Ax = b, Bx ≤ d} be a pointed polyhedron and let x 0 ∈ P be given. Consider the face C A,B,x0 formed by intersecting the cone
The extreme rays of C A,B,x0 (with the exception of those at most m B rays in which y + − y − = 0) give the strictly feasible circuit directions at x 0 in P . Furthermore, each feasible direction u at x 0 in P has a representative (u, y + , y − ) in C A,B,x0 .
Proof. As a face of C A,B , the extreme rays of C A,B,x0 are a subset of the extreme rays of C A,B . Recall that the extreme rays of C A,B can be partitioned into the sets S and T ′ ⊆ T as defined in Theorem 3. We show that an extreme ray (g, y + , y − ) ∈ S is an extreme ray of C A,B,x0 if and only if g is a strictly feasible circuit at x 0 . Hence, these extreme rays of C A,B,x0 correspond to the strictly feasible circuits at x 0 in P . The remaining at most m B extreme rays of C A,B,x0 must come from T .
First, suppose (g, y + , y − ) is an extreme ray of C A,B,x0 that belongs to the set S of Theorem 3. Then (Bg) i ≤ 0 for each i such that (Bx 0 ) i = d i . If the exists no i ≤ m B such that (Bg) i > 0, we have x 0 + αg ∈ P for any α > 0 since g ∈ ker(A). Therefore, assume there exists at least one index i such that (Bg) i > 0, and set α := min{ 1 (Bg)i (d i − (Bx 0 ) i ) : (Bg) i > 0}. Then α > 0 and for each i ≤ m B such that (Bg) i > 0:
Hence, x 0 + αg ∈ P , so g is a strictly feasible circuit. All extreme rays of C A,B,x0 that do not belong to the set T of Theorem 3 must correspond to such a circuit.
Conversely, if g is a strictly feasible circuit at x 0 , it must hold that the corresponding extreme ray (g, y + , y − ) ∈ S of C A,B satisfies (Bg) i ≤ 0 and subsequently y + i = 0 for each i ≤ m B where (Bx 0 ) i = d i . Therefore, (g, y + , y − ) belongs to C A,B,x0 and must be an extreme ray of C A,B,x0 .
Finally, we show that any strictly feasible direction u at x 0 has a representative in C A,B,x0 . Using results from the upcoming Section 4.1.2, we obtain a short proof. Namely, since u belongs to ker(A), it holds by Proposition 1 that u can be expressed as a sum of sign-compatible circuits: u = t i=1 λ i g i with λ ≥ 0. Corollary 4 implies that each g i used in this sum is a strictly feasible circuit at x 0 and hence corresponds to an extreme ray r i ∈ S of C A,B,x0 . Thus, the conic combination t i=1 λ i r i of these extreme rays yields a representative (u, y + , y − ) of u in C A,B,x0 where y + i = max{(Bu) i , 0} and y − i = max{−(Bu) i , 0}.
Theorem 5 implies that the augmentation algorithms of [15, 14] may be generalized to a polyhedron P of any form since the cone C A,B,x0 models all feasible directions at a point x 0 ∈ P . Furthermore, the set of all strictly feasible circuits at x 0 may be directly enumerated via an extreme ray enumeration scheme on C A,B,x0 or a vertex enumeration scheme on the corresponding polytope P A,B,x0 formed by intersecting C A,B,x0 with the hyperplane ||y + || 1 + ||y − || 1 = 1.
Sign-compatible Circuits
The model from Theorem 3 can also be used to represent only those circuits which are signcompatible with a given target direction. Two vectors x, y ∈ R n are said to be sign-compatible if they belong to the same orthant of R n -that is, if x i · y i ≥ 0 for i = 1, ..., n. As in [6] , we then say that x and y are sign compatible with respect to a matrix B if the corresponding vectors Bx and By are sign-compatible.
An important property of the set of circuits of a polyhedron is the so-called conformal sum property [24] , due to Graver. For a polyhedron P = {x ∈ R n : Ax = b, x ≥ 0} in standard form, the property states that any direction u ∈ ker(A) can be expressed as a conformal sum of circuits: 0 and the circuits g 1 , . .., g t ∈ C(A) are sign-compatible with each other and with u. In fact, the set of circuits is the unique inclusion-minimal set of directions that has this property [16] , which is the basis of several algorithms used to enumerate the set of circuits of a standard form polyhedron [18] . In the following Proposition 1, we state this property generalized to a polyhedron in any form.
Proposition 1 ([16]
). Let P = {x ∈ R n : Ax = b, Bx ≤ d} be a polyhedron with circuits C (A, B) .
In addition, it can be shown that there exists a sign-compatible sum u = t i=1 λ i g i in which supp(Bg i ) ⊆ j>i supp(Bg j ) for each i, implying linear independence of the the Bg i 's and hence t ≤ n − rank(A) [24] .
We show that Proposition 1 is a direct consequence of Theorem 3. Namely, a face of the cone C A,B can be used to model the complete subset of circuits which are sign-compatible with respect to a given direction u ∈ ker(A). Hence, for any u ∈ ker(A), Theorem 6 implies that the subset of C (A, B) that is sign-compatible with u with respect to B can be directly enumerated via extreme ray enumeration over C A,B,u or via vertex enumeration over the corresponding polytope P A,B,u . This approach is a vast improvement over a naive approach for enumerating all such circuits: compute every g ∈ C(A, B) satisfying supp(Bg) ⊆ supp(Bu) and then remove those which are not sign-compatible. Another possible way to enumerate sign-compatible circuits would be to use a variation of Pottier's algorithm to find a minimal generating set of ker(A) intersected with the appropriate cone of R n (see Lemma 2 in [6] ). However, this approach also requires the computation of a generating set initially larger than the desired subset of circuits [18] .
Additionally, while previous proofs of the conformal sum property rely on induction or an algorithmic approach (see for instance the proof of Theorem 8), Theorem 6 provides an immediate proof of Proposition 1.
Proof (of Proposition 1). Any u ∈ ker(A) has a corresponding vector r := (u, y + , y − ) ∈ C A,B such that y + i = max{(Bu) i , 0} and y − i = max{−(Bu) i , 0}} for each i ≤ m B . It follows that r ∈ C A,B,u , implying that r can be expressed as a conic combination of extreme rays of C A,B,u :
Thus, u = t i=1 λ i g i , where each g i is sign-compatible with u with respect to B by Theorem 6. In addition, the bound t ≤ n − rank(A) follows from Carathéodory's theorem.
Note that this proof is non-constructive, i.e., it does not provide the circuits which are used in the sign-compatible sum. We will discuss methods for using the polyhedral model to actually construct such a sum in Section 4.2.2.
We can also use C A,B,u to immediately see that sign-compatible circuit directions are strictly feasible. Specifically, let x 1 , x 2 be distinct points in a polyhedron and set u := x 2 −x 1 . It follows from Theorem 5 that all directions modeled by C A,B,u are strictly feasible at x 1 . Hence, in this situation, sign-compatible circuits can be interpreted as a specific subset of strictly feasible directions. We show how to use these circuits to construct walks between x 1 and x 2 in Section 4.2.2.
Corollary 4. Let P = {x ∈ R n : Ax = b, Bx ≤ d} be a pointed polyhedron and let x 1 , x 2 be distinct points in P . Set u := x 2 − x 1 and consider C A,B,u as defined in Theorem 6. The sign-compatible circuits corresponding to the extreme rays of C A,B,u provide strictly feasible directions at x 0 in P .
Proof. Note that u ∈ ker(A) \ {0}, so C A,B,u is well-defined. Any index i such that (Bx 1 ) i = d i must also satisfy (Bu) i ≤ 0, else we would have (Bx 2 ) i = B(x 1 ) i + (Bu) i > d i . Therefore, the hyperplane y + i = 0 is included in the definition of C A,B,u whenever (Bx 1 ) i = d i . Hence, C A,B,u is a face of C A,B,x1 as defined in Theorem 5, and all of its extreme rays give strictly feasible circuit directions at x 1 in P .
Optimization over Circuits
Since circuits appear as vertices in the polyhedral model P A,B of Theorem 4, we can efficiently optimize over the set of normalized circuits of a polyhedron via linear programming. Additionally, by considering certain faces of the model as in Sections 4.1.1 and 4.1.2, we may optimize over only the subset of strictly feasible or sign-compatible circuits. We show in Section 4.2.1 how this enables the efficient computation of a steepest-descent circuit in an augmentation scheme for solving general linear programs. In Section 4.2.2, we show how optimization over sign-compatible circuits can be used in the construction of walks between given points of a polyhedron.
Steepest-descent Circuit Augmentation
In [10] , De Loera et al. describe an augmentation scheme for solving linear programs in standard form that uses a steepest-descent circuit at each step. Namely, for a linear program LP = min{c T x : Ax = b, x ≥ 0} with feasible solution x 0 , the authors define a steepest-descent circuit to be a strictly feasible circuit g ∈ C(A) at x 0 that minimizes c T g/||g|| 1 over all such circuits. They proceed to show that an augmentation scheme using only maximal steepest-descent circuit augmentations will never repeat a circuit direction, implying that the algorithm terminates in at most |C(A)| steps [10] . However, the scheme relies on an oracle to provide the required steepest-descent circuits.
Independently, Gauthier et al. [14] describe an algorithmic framework for solving linear programs in standard form in which augmenting directions are computed by fixing subsets of dual variables and then optimizing over a polyhedral oracle. In the special case where no dual variables are fixed (a generalization of the minimum-mean cycle-cancelling algorithm for bounded linear programs [15] ), the authors compute an augmenting direction by minimizing c T (y + −y − ) over a face of the polytope of Corollary 3 (see Equation (7) in [14] or Equation (15) in [15] ). Since the vertices of this polytope correspond to normalized circuits of C(A), the computed augmenting direction is in fact a circuit that minimizes c T g/||g|| 1 . Thus, the augmenting direction of [15, 14] , which is efficiently computed by solving a linear program, is equivalent to a steepest-descent circuit proposed in [10] . In the case where the polyhedron is given in standard form by a totally unimodular matrix, this implies that the steepest-descent augmentation algorithm runs in weakly polynomial time (see Corollary 4 and the following discussion in [10] ).
Both [10] and [14] describe augmentation schemes only for polyhedra in standard form. As seen in Section 2, simply converting a general polyhedron to standard form can introduce exponentially many circuits. Since the bound given in [10] on the number of steps for the steepest-descent augmentation scheme is |C(A)|, these added circuits may significantly affect the performance of the algorithm. Therefore, we generalize the scheme for a polyhedron in general form.
First, we modify the definition of a steepest-descent circuit in order to take into account the differences between circuits of a standard form polyhedron and circuits of a general polyhedron. Note that this definition uses the norm of the vector Bg rather than the norm of the circuit g.
Next, we show that such a circuit exhibits the same desirable properties as the steepest-descent circuits of [10] , implying that an augmentation scheme using these generalized directions terminates in at most |C(A, B)| steps. Furthermore, we may use the polyhedral model for strictly feasible circuits from Section 4.1.1 to compute a steepest-descent circuit by finding a vertex solution to the following linear program:
This program serves as an oracle in an actual implementation of the generalized steepest-descent augmentation scheme. To prove the bound on the number of augmentations, we mirror the arguments of De Loera et al. (Lemmas 4-6 and Corollary 7 in [10] ) in our generalized setting. The proof of the following lemma, which states that a steepest-descent circuit minimizes c T u/||Bu|| 1 over all feasible directions u at x 0 , becomes much simpler using our polyhedral model. The other proofs become a bit more technical since Bg must be considered instead of g for norming and support-minimality. Proof. Solve the linear program (1) to obtain a vertex solution (g, y + , y − ). If the optimal objective is zero, then no feasible descent directions exist at x 0 . If the objective is nonzero, Theorem 4 implies that g is a circuit direction of the associated polyhedron with ||Bg|| 1 = 1. Any other feasible direction u at x 0 has a representative u/||Bu|| 1 in the domain of (1) by Theorem 5. It follows that
This lemma then implies that the steepness of consecutive steepest-descent augmentations is non-increasing. Lemma 3. Let LP = min{c T x : Ax = b, Bx ≤ d} be a linear program over a pointed polyhedron with feasible solution x k , let x k+1 := x k + α k g k be a steepest-descent augmentation relative to x k , and let α k+1 g k+1 be a steepest descent augmentation relative to x k+1 . Then c T g k /||Bg k || 1 ≤ c T g k+1 /||Bg k+1 || 1 .
Proof. Suppose for the purpose of contradiction c T g k /||Bg k || 1 > c T g k+1 /||Bg k+1 || 1 . Then by expansion, substitution, sorting, and properties of the 1-norm, we obtain:
It follows that
Since α k g k + α k+1 g k+1 is itself a feasible direction at x k , this contradicts the choice of g k by Lemma 2.
Next, a change of orthants of Bg k implies a change in the steepness of the augmentation step.
Lemma 4. Let LP = min{c T x : Ax = b, Bx ≤ d} be a linear program over a pointed polyhedron with feasible solution x 0 , and let α 1 g 1 , ..., α j g j be a sequence of steepest-descent augmentations applied at x 0 . If Bg 1 and Bg j do not belong to the same orthant of R mB , then
Proof. Suppose for the purpose of contradiction that c T g 1 /||Bg 1 || 1 ≥ c T g j /||Bg j || 1 . By Lemma 3, it then must hold that
Therefore,
where the last inequality holds because Bg 1 and Bg j belong to different orthants of R mB . Thus
and since j i=1 α i g i is itself a feasible direction at x 0 , this again contradicts the choice of g 1 by Lemma 2.
It now follows that no circuit will be repeated as a steepest-descent direction, and the number of augmentations required in the generalized steepest-descent scheme is at most |C(A, B)|.
Corollary 5. Let LP = min{c T x : Ax = b, Bx ≤ d} be a linear program over a pointed polyhedron with feasible solution x 0 . In a steepest-descent circuit augmentation scheme using maximal steps starting at x 0 , no circuit will be used more than once. It follows that the number of augmentations needed is at most |C(A, B)|.
Proof. Let α 1 g 1 , ..., α j g j be a sequence of steepest-descent augmentations starting at x 0 . Without loss of generality, it will suffice to show g 1 = g j . Assume the contrary. Then c T g 1 /||Bg 1 || 1 = c T g j /||Bg j || 1 , and by Lemma 4, each Bg i must belong to the same orthant as Bg 1 . However, by properties of conformal sums, this implies that x 0 +α 1 g 1 +α j g j is a feasible point of the polyhedron, contradicting the maximality of α 1 .
Hence, the generalized steepest-descent augmentation algorithm behaves the same as the standard form scheme of [10] . Since we can efficiently compute a steepest-descent direction at each iteration using the polyehdral model, the algorithm runs in weakly polynomial time over a general polyhedron defined by a totally unimodular matrix.
Theorem 7. Let LP = min{c T x : Ax = b, Bx ≤ d} be a linear program over a pointed polyhedron where the constraint matrix A B is a totally unimodular matrix. Given a feasible solution x 0 , the steepest-descent augmentation algorithm will terminate in weakly polynomial time.
Proof. A consequence of Lemma 4 is that the number of iterations of the steepest-descent augmentation algorithm is bounded by m B times the number of different values of −c T g/||Bg|| 1 over all circuits g ∈ C(A, B). If A B is totally unimodular, it holds that g ∈ {0, 1, −1} n and Bg ∈ {0, 1, −1} mB for each such circuit [8] . Hence, since |c T g| ≤ ||c|| 1 and ||Bg|| 1 ≤ m B , the number of augmentation steps is at most ||c|| 1 (m B ) 2 . Using Diophantine approximation [11] , we may replace c with an objective function c ′ whose entries are sufficiently small to define an equivalent problem whose corresponding bound ||c ′ || 1 (m B ) 2 on the number of steps is polynomial. Additionally, this new objective c ′ can be found in strongly polynomial time [11] . Thus, since a steepest-descent circuit can be computed in weakly polynomial time at each iteration by solving a linear program defined by c ′ , A, and B, the algorithm terminates in weakly polynomial time.
Constructing Sign-compatible Sums and Circuit Walks
In this section, we show how to use the polyhedral model from Section 4.1.2 together with the methods from Section 4.2.1 in the construction of sums of sign-compatible circuits. A particularly useful application of these sums is the construction of sign-compatible circuit walks between solutions of an optimization problem that take steps in steepest-descent directions.
Given two vertices v 1 , v 2 of a polyhedron P = {x ∈ R n : Ax = b, Bx ≤ d}, a circuit walk v 1 = y 0 , y 1 , ..., y k = v 2 of length k from v 1 to v 2 is a sequence of k steps in which each step direction is a circuit of P : y i+1 = y i + α i g i where g i ∈ C(A, B) and α i > 0. For i = 0, ..., k, if y i ∈ P , the walk is said to be feasible, and if y i + αg i / ∈ P for any α > α i , the walk is maximal. Finally, a circuit walk is said to be sign-compatible if each circuit g i used in the walk is signcompatible with the target direction v 2 − v 1 with respect to B. See [6] for an exposition on different types of certain walks and their implications on the resulting circuit diameter.
An important open question in the study of circuit walks is whether or not the Circuit Diameter Conjecture [7] , a relaxation of the famous Hirsch Conjecture, is true. That is, if P is a polyhedron with f facets, must there exist a maximal, feasible circuit walk between any pair of vertices with length at most f − dim(P )? Although open in general, the conjecture is in fact true if the maximality requirement of the circuit walk is relaxed [6] . Given v 1 , v 2 ∈ P , a sum of sign-compatible circuits v 2 − v 1 = t i=1 λ i g i with t ≤ n − rank(A) yields a desired feasible, sign-compatible circuit walk v 1 = y 0 , y 1 , ..., y t = v 2 by setting y j = v 1 + j i=1 λ i g i for j = 0, ..., t. Furthermore, the steps of this walk may be permuted in any order and the walk will remain feasible [6] .
Thus, Proposition 1 implies that between any pair of vertices v 1 , v 2 of a polyhedron P , there exists a sign-compatible circuit walk with length at most n − rank(A). Actually constructing such a walk would yield a short sequence of transitions from v 1 to v 2 using only the circuits of P . As seen in [6, 8] , circuit walks in polyhedra from combinatorial optimization often have intuitive interpretations in terms of the underlying problem. Sign-compatible circuit walks exhibit additional desirable properties. For instance, in a standard form polyhedron, a sign-compatible circuit walk only ever increases (decreases) each variable if it needs to be increased (decreased) to reach the destination v 2 . In the context of the partition polytopes of [4, 8] , for example, this means that any item is exchanged at most once when transitioning between given clusterings of a set.
By generalizing proofs of Proposition 1 given in the literature [16] for polyhedra in standard form, we obtain Algorithm 4 for constructing sums of sign-compatible circuits-or equivalently, sign-compatible circuit walks-in any general polyhedron. Informally, given a target direction u ∈ ker(A) \ {0}, the algorithm selects any circuit g i sign-compatible with u, takes a maximal step λ i in the direction of g i while the remaining difference u − λ i g i is sign-compatible with u, and then repeats with the direction u − λ i g i until the remaining difference is zero. if rank(D Z(w) ) = n − 1 then 5:
g i ← the circuit of C(A, B) corresponding to circuit direction w 6:
λi ← ||w|| ||g i || 7: return g 1 , ..., g i , λ1, ..., λi 8: else 9:
g i ← any g ∈ C(A, B) where supp(Bg) supp(Bw) and Bg is sign-compatible with Bw 10:
λi ← min{(Bw)j/(Bg i )j : (Bw)j(Bg i )j > 0} 11:
w ← w − λig i 12:
i ← i + 1 13:
go to 3 14:
end if 15: end procedure
We prove the correctness of Algorithm 4 in Theorem 8 . The only open-ended step of the algorithm is finding a sign-compatible circuit g ∈ C(A, B) in line 9. We show how to use the model from Section 4.1.2 to compute an optimal such circuit with respect to a given objective function. However, we first note that computing such a circuit in the naive manner of the following proof allows the algorithm to terminate in polynomial time.
Theorem 8. For a pointed polyhedron P = {x ∈ R n : Ax = b, Bx ≤ d} and a given u ∈ ker(A) \ {0}, Algorithm 4 can be used to construct a sign-compatible sum of circuits u = t i=1 λ i g i with t ≤ n − rank(A) in polynomial time.
Proof. By Lemma 1, a vector w ∈ ker(A)\{0} is a circuit direction of P if and only if it generates the kernel of a row-submatrix of D = A B with rank n−1; equivalently, we must have rank(D Z(w) ) = n−1 where Z(w) is the set of indices j such that (Dw) j = 0. Thus, if rank(D Z(w) ) = n − 1, we have w = ||w|| ||g|| g for some circuit g ∈ C (A, B) . On the other hand, if w is not a circuit direction of P , we seek a circuit g ∈ C(A, B) signcompatible with w such that Z(g) Z(w). Since we must have rank(D Z(w) ) ≤ n − 2, there exist indices j, k / ∈ Z(w) such that rank(D Z(w)∪{j,k} ) = rank(D Z(w) ) + 2, which can be found via Gaussian elimination. Furthermore, Gaussian elimination on this system will yield some y ∈ ker(D Z(w)∪{k} ) \ ker(D Z(w)∪{j} ). Without loss of generality, we may assume (Bw) j (By) j > 0.
By setting α := min{(Bw) ℓ /(By) ℓ : (Bw) ℓ (By) ℓ > 0} and subtracting αy from w, we obtain a vector z that is nonzero since (Bz) k = 0. Additionally, by choice of α, Bz is sign-compatible with Bw and the support of Bz is strictly contained in that of Bw. This implies that rank(D Z(z) ) > rank(D Z(w) ). Repeat this process at most n − rank(A) times until rank(D Z(z) ) = n − 1. Then z must be the direction of a circuit g ∈ C(A, B) that is sign-compatible with w and satisfies Z(g) Z(w), as desired.
Given such a circuit g, subtract a suitable multiple of g from w to reduce the support of Bw while preserving sign-compatibility: set λ := min{(Bw) j /(Bg) j : (Bw) j (Bg) j > 0} and w := w−λg. This increases the rank of D Z(w) . Hence, we may repeat this process at most n − rank(A) times until w is itself a circuit direction of P .
Nevertheless, since any sign-compatible circuit may be used during each loop of the algorithm, in applications we can be more deliberate in the choice of a circuit at line 9 of Algorithm 4. For example, suppose v 1 is an initial solution and v 2 is a known optimal solution to the linear program min{c T x : Ax = b, Bx ≤ d}. We may wish to construct a sign-compatible circuit walk from v 1 to v 2 in which the objective function decreases as quickly as possible. For instance, when transitioning between the clusterings of a set given by the partition polytopes of [4, 8] , such a walk would correspond to a sequence of exchanges in which each individual exchange reduces the objective function by a maximum possible value. We will call such a circuit walk a c-steepest sign-compatible circuit walk. Definition 3. Let c ∈ R n . Given two points v 1 , v 2 of a polyhedron P = {x ∈ R n : Ax = b, Bx ≤ d}, let v 1 = y 0 , y 1 , ..., y k = v 2 be a sign-compatible circuit walk from v 1 to v 2 where y i+1 = y i + α i g i for i = 0, ..., k − 1. The walk is a c-steepest sign-compatible circuit walk if for i = 0, ..., k − 1, circuit g i minimizes c T u/||Bu|| 1 over all directions u that are sign-compatible with the remaining difference v 2 − y i with respect to B and satisfy supp(u) ⊆ supp (v 2 − y i ).
Consider such a c-steepest sign-compatible circuit walk v 1 = y 0 , y 1 , ..., y k = v 2 that uses circuits g 0 , ..., g k−1 as step directions. At each y i , the next step direction g i is a steepest-descent circuit that is sign-compatible with the remaining difference v 2 − y i . Furthermore, the steepness −c T g i /||Bg i || 1 of the circuits used in the walk is non-increasing. By using the method from Section 4.2.1 for computing steepest-descent circuits in conjunction with Algorithm 4, these walks can be constructed in polynomial time.
Corollary 6.
Let v 1 , v 2 be any two points in a pointed polyhedron P = {x ∈ R n : Ax = b, Bx ≤ d}, and let c ∈ R n . A c-steepest sign-compatible circuit walk from v 1 to v 2 with at most n − rank(A) steps can be constructed in polynomial time.
Proof. Use Algorithm 4 to construct a sum of sign-compatible circuits v 2 − v 1 = t i=1 λ i g i with t ≤ n − rank(A). However, at line 9 during each loop of the algorithm, compute a sign-compatible circuit by finding a vertex solution (g, y + , y − ) to the linear program LP (w) = min{c T x : (x, y + , y − ) ∈ P A,B,w }. Since P A,B,w contains a representative (u, y + , y − ) for each direction u with supp(u) ⊆ supp(w) that is sign-compatible with w, the circuit g minimizes c T u/||Bu|| 1 over all such directions. It follows that the resulting circuit walk v 1 = y 0 , y 1 , ..., y t = v 2 formed by setting y j = v 1 + j i=1 λ i g i for j = 0, ..., t is a c-steepest sign-compatible circuit walk.
When a polyhedron is defined by a totally unimodular matrix, we can ensure that these csteepest sign-compatible circuit walks satisfy an additional useful property. A circuit walk v 1 = y 0 , y 1 , ..., y t = v 2 is said to be integral if each y j has integer components. In the context of combinatorial optimization, a circuit walk should be integral in order to have a natural interpretation in terms of the underlying problem. It is shown in [8] that a totally unimodular constraint matrix implies that any maximal circuit walk in the associated polyhedron is integral. However, a sign-compatible circuit walk constructed via Algorithm 4 need not be maximal. In fact, for some polyhedra there exist pairs of vertices which are not joined by any maximal sign-compatible circuit walk [6] . Nevertheless, a totally unimodular constraint matrix implies that any sign-compatible circuit walk constructed by Algorithm 4 is indeed integral. Corollary 7. Let P = {x ∈ R n : Ax = b, Bx ≤ d} be an integral pointed polyhedron where A B is totally unimodular. Given any integral points v 1 , v 2 in P , an integral, sign-compatible circuit walk from v 1 to v 2 with at most n − rank(A) steps can be constructed via Algorithm 4 in polynomial time.
Proof. Let u := v 2 − v 1 , so that u is integral. Use Algorithm 4 to construct a sign-compatible sum u = t i=1 λ i g i of at most n − rank(A) circuits of P . Since A B is totally unimodular, it holds that Bg i ∈ {0, 1, −1} mB for i = 1, ..., t [8] . It follows inductively that each λ i from line 10 of Algorithm 4 is an integer. Setting y j = v 1 + j i=1 λ i g i for j = 0, ..., t thus yields an integral, sign-compatible circuit walk from v 1 to v 2 .
